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DU \, C>, ABSTRACT
The field effect transistor (FET) has emerged as an important
active device. Low cost FETs (about one dollar) are now available
which should substantially enlarge the FET market. Measurements on
and applications of various low cost FETs are discussed pointing out
advantages and disadvantages of particular devices and circuits.
Basic FET operation and terminology is discussed including the
specification sheet, DC biasing, small signal representation^ and
measurements of device parameters. Mixer, tuned amplifier, oscillator,
and detector circuits were constructed and tested. Low noise character-
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SYMBOLS AND ABBREVIATIONS
a Transformer turns ratio
A Amplification
AGC Automatic gain control
A(f) Amplification as a function of frequency
A Amplification A( f ) at center frequency
B Equivalent noise bandwidth
eq
BV QQ Gate to source breakdown voltage with drain shorted to source
also written as V(BR)GSg
C f Common source forward transfer capacitance, output shorted
C. Common source input capacitance, output shorted
C Common source output capacitance, input shorted
oss
C Common source reverse transfer capacitance, input shorted
C, Drain to source capacitanceds
C Source to gate capacitance
sg
E Noise voltage generated by temperature in a metallic resistor
e Equivalent short circuit noise voltage of FET
e Equivalent noise voltage of source resistance
ng
e .. Equivalent noise voltage of gate leak resistance
ngl








Equivalent signal voltage in to FET





g. Common source input conductance
°is
g Transconductance6m
g Transconductance for zero gate bias
g Common source output conductance
°os
G Power gain
G Maximum power gainpmax
G Source conductance
s
i. Small signal drain current
i Small signal gate current
I DC drain current
I. Total instantaneous drain to source currentds
I DC drain to source current
I Q Common source zero gate voltage drain current
I _ Common source zero drain voltage gate current
Goo
Im(y. . C. which equals C plus C .
'is) iss sg r gd
i Equivalent open circuit noise current of FET
k Alignability factor
-23
K Boltzman's constant, 1.38x10 joules/degree Kelvin
m. Input mismatch factor
m Output mismatch factor
o




Minimum value of noise figuremm °
Re(y_ ) g or transconductancew fs °m





R^ Drain resistor between FET drain and power supply
r,, FET drain to bulk resistance
db
r, FET drain to gate resistance
dg
r_, N FET drain resistance for V„_ =D(on) DS
Rf Feedback resistance in Wien bridge oscillator
R Source resistance
g
R n Gate leak resistancegl
R^ Load resistance (as different from R.^)
R Optimum source resistance for low noise
opt r
R Self bias resistance
r
,
FET source to bulk resistance
sb
r FET source to gate resistance
sg




v. Small signal or AC drain to source voltage
ds e &
V, Total instantaneous drain to source voltageds b
V
n
_ DC drain to source voltage
V Gate supply voltage
GG
v Small signal or AC gate to source voltage
V Total instantaneous gate to source voltage
gs
V DC gate to source voltage
Go




V Oscillator voltage, peak value
V Pinch off voltage
P
V Signal voltage, peak value
y_ Common source forward transfer admittanceJ f s
y. Common gate forward transfer admittance
fg
y. Common source input admittanceJ
xs
y
os Common source output admittance




The field-effect transistor (FET) was first described in 1952
by W. Shockley. |2lJ He presented basic FET physical theory and coined
much of present day FET terminology in his now classic paper. But by
1952, the junction or bipolar transistor had enjoyed enough success to
cause industry to throw its energy into further refinement and experi-
mentation with the junction transistor. To be sure, the FET, or uni-
polar transistor was not forgotten but instead given a lower priority
for development than was the junction transistor. Some argue that had
the FET been discovered first, the world would never have heard of the
junction transistor. Others say that production of the FET in its
present form would never have occurred were it not for refinements of
and processes developed for the junction transistor. Such statements
are moot and for the historian, not the engineer. The fact is that
sometime between 1962 and 1964 the FET caught the imagination of
commercial interests so that today there are more than 300 FET types
in production, [ll]
Many advantages and some disadvantages of the FET have been
reported in the literature. But there is one disadvantage from which
almost all new active devices suffer; high cost. If the device is to
gain widespread acceptance and use, the cost must be competitive. In
the past six months several low cost (about one dollar) epoxy covered
junction FETs have been placed on the market. It seems logical to
assume that the use of these FETs will begin a focusing process on
the FET market in general. Therefore, the characteristics, perform-
ance, and applications of these devices are of interest and are the
subject of this paper.
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2. Basic FET Operation and Terminology
In the simplest form, a junction FET consists of a bar of semicon-
ductor material, P or N type, with a layer of the opposite doping semi-
conductor material on either side of the bar, as shown in Figure 2-1.
Figure 2-1. Simple FET construction.
In this case, the FET would be called a "P-channel" FET since the con-
ducting portion is of P type semiconductor material and it forms a
channel between the N type material. One end of the channel is called
the drain, the other end the source. The slabs of N type material are
called the gate and are internally connected within the transistor case
or covering. The gate is the control electrode and it functions some-
what like the grid of a vacuum tube. The gate and channel form a back
biased P-N junction. Associated with this junction is a depletion region
which is virtually free of charge carriers. With a constant voltage
between the drain and source, control and thus amplification are effected
by varying the voltage on the gate. This changes the width of the
depletion region and thus changes the width of the conducting channel.
This changing channel width causes a varying channel resistance which
The terms channel, gate, drain, source, pinch off, and unipolar
were all suggested by W. Shockley. PziJ
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produces the desired effect. The device is called "unipolar" since only
channel majority charge carriers are involved. This is different from
the "bipolar" transistor in which both majority and minority charge
carriers are involved. The accepted circuit diagram symbol for an N-










Figure 2-2. Oonpariaon of symbols.
bipolar transistor symbols for comparison. Figure 2-3 shows the charac-
teristic curves for a typical N-channel FET. A similarity seems to exist
between the characteristics of the FET and the pentode. This similarity
is only due to the scale involved. For example, the output resistance of
an FET might range between 20 Kohms and 80 Kohms, while that of a pentode
might easily be ten times that magnitude. Thus to get a quick estimate
of the low frequency amplification that might be achieved by an FET common
source circuit, the device output resistance may not be neglected. In
this respect, the junction FET is similar to the triode and the expression





One of the most confusing terms in FET jargon is "pinch off". The
symbol for pinch off voltage is V . It is the voltage which reduces the
13
Drain to Source Voltage, V -,, volts
Figure 2-5. K-channel static characteristics.
channel width to zero and causes the FET to cease conducting. i_2lj The
confusion arises since there appears to be two ways to pinch off the
channel: by increasing jV or |V, I . Actually, increasing I V , | will
not pinch off the channel but will instead squeeze the channel to a
minimum. Shockley called this condition or point the "extrapolated pinch
off point" or "expop", but the term seems to have been forgotten in the
literature. [2lJ An FET that is operating with I V , equal to or greater
than that voltage which is required to cause an expop to exist is operating
in the region in which the characteristic curves of Figure 2-3 are most
nearly horizontal. It does seem easier to state, "The device is operating
in the pinch off region".
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One might ask, "If the channel can be pinched off by an increase
in IV , why will not an increase in I V , I accomplish the same task?"
It must be remembered that under normal linear operation of an FET, the
gate carries no current. Neither is there any current flow across the
P-N junction. Thus the gate region may be considered an equipotential
region. However, this is not true of the channel. There is current
flow from drain to source and thus there exists a voltage drop over the
length of the channel. Consider a common source connection with a com-
mon gate and source. If an increase in V,
J
were to pinch off the FET,
there would be no current through the device, there would be no potential
gradient in the channel to cause pinch off. Hence, the device can not
be pinched off by an increase in V , 1 but rather can be "pinched down"
so that a further increase in IV, I causes very little change in I I, I .
On the other hand, an increase in I V I can pinch off the device and
will if |v I > |v
gs| — P
"Pinched off" in this respect means no current flow for most
practical purposes. There still exists leakage current as in all semi-
conductor devices in the range from picoamps to microamps.
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3. The Specification Sheet
At this point a sufficient number of terms have been used so that
an explanation of the FET specification sheet will be meaningful.
Unfortunately, the specification sheets prepared for the low cost epoxy
FETs, which were used for this paper, are not as complete as desired.
The most glaring lack of information is on noise characteristics. The
only manufacturer of any type or cost FET that gives reasonably com-
plete data for low noise design is Union Carbide. Noise information is
the subject of another section of this paper.
When an abbreviation is followed by a three letter subscript, the
term presumably follows the IEEE Standard 56IRE28.S1. [2] The first
letter is the object terminal, the second is the common terminal, and
the last letter pertains to the connection of the remaining terminal in
relation to the common terminal. For an example, Inqq is the drain
current of a common source FET with the gate shorted to the source.
A descriptive name is given to each quantity also, as zero gate voltage
drain current for Lp.no (Texas Instruments description) . Note that
capital letters are used in subscripts indicating direct current or
static characteristics as different from lower case letters in sub-
scripts which indicate dynamic or small signal quantities. Two other
terms conforming to the IEEE triple subscript standard are Irqq and
BV (gate-source breakdown voltage). However, two terms which do not
conform to the standard are C. and C . These terms are off shoots
iss rss
of small signal parameters such as y. and y . C. is the capacitanceJ is y rs iss
which forms the imaginary part of y. . Equation (5-2) shows it equal
to C, + C . C is the capacitance which forms the imaginary partdg sg rss r ° J
of y and equals C, . If the magnitude of C is needed, for example
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for a tuned input circuit in the common source configuration, y. and
y are measured. Then C. and C may be determined and C. - C
^rs iss rss J iss rss
= C . Other terms could have been coined such as C or C,- but
sg oss fss
were not needed since C. and C give the circuit designer the infor-iss rss °
mation he needs and are relatively easy to measure.
The ratio y f /C . is called the high frequency figure of merit.
It is not given on the typical specification sheet, but if desired,
may be determined from typical device characteristics. Devices that
have a relatively high y f /C . ratio usually mention this fact in the
general device description. The ratio is only good to compare FETs for
high frequency use. A high y f /C . ratio implies more gain at highlb- 1. o S
frequencies. For example, the TIXM12 is reported to have typical
RE(y,c ) = 6.5 mmhos and C. = 9 pf at 100 MHz with y_ /C
.
J f s iss y fs iss
7.22 X 10
8






. [28] Thus the TIXM12 should be considerably better for
high frequency use.
Some specification sheets indicate that a particular junction FET
is symmetrical and thus drain and source may be interchanged. [8J One
might ask, "Why then does not C, = C ?". Consider a grounded source
amplifier with V „ = 10 volts. The gate to channel P-N junction may
be considered as the parallel plates of a capacitor. The plates are
pulled apart in proportion to the amount of reverse voltage across them.
In the case of the source to gate end of the channel, only the P-N
junction contact potential separates the plates. For the drain to gate
end of the channel the plates are separated by the contact potential
plus V . Since capacitance is inversely proportional to the separation
of the plates, C, should always be less than C . An examination of
dg ' sg
17
typical values shows this to be true. For example, for the 2N4360,
C, = 3 pf and C = 6 pf. [3l]
dg v sg *- J
The term Bv\,_ or V, N is the gate-source breakdown voltage.Goo (BK^Gob
It refers to the reverse voltage required across the gate-channel junc
tion to cause avalanche breakdown.
V . ,,>. refers to the pinch off voltage. Some manufacturers
Gb (otij
instead call V__, rr\ V .GS(off) p
r^, x, r. , N , and r. all refer to the sa.me statistic, theD(on) ' ds(on)' ds '
channel resistance at the origin of the characteristic curves. This
quantity is of little interest in linear applications but is of impor-
tance in switching and variable attenuator operations.
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4. Direct Current Biasing
Since the junction FET draws drain current for V _ 0, the sim-




?igure 4-1. Bias circuits, (a) zero bias, (b ) sinple self bias.
most applications, such a circuit is not optimum. The signal is limited
by the amount necessary to forward bias the gate to channel P-N junction
(about .6 volts for silicon). There is no negative feedback which will
help to temperature stabilize the circuit. No allowance has been made
for unit variations if it is necessary to replace the FET. The bias
current will be high, reducing circuit efficiency.
If simple self bias is employed as in Figure 4-l(b), a much improved
circuit results. The temperature stability problem is reduced due to
direct current negative feedback generated by R . The operating point
s
has been lowered improving the direct current power drain so that l—„
is not so high as with the circuit of Figure 4-l(a). The amplification
factor has been improved by increasing bias. Rs may be chosen for
maximum signal swing eliminating premature clipping by the gate-channel
P-N junction. However, the unit variation problem is still present.
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Therefore, a circuit which has the desirable properties of the circuit
of Figure 4-l(b) and which has the additional characteristic of reducing
the effect of unit variations is shown in Figure 4-2. R- and R„ form
a voltage divider network which would, in the absence of R , forward
s
bias the gate-channel junction. However, R is chosen such that the
voltage drop across it, in combination with the gate voltage supplied
by R.. and R_, results in a reverse biased gate -channel P-N junction.
This type of biasing is described in detail by Fitchen and is referred
to as "Floating QM biasing. [9,10J
It seems that some mention of FET temperature stability is appro-
priate at this point. Briefly, there are two opposing effects, carrier
mobility and contact potential, which cause temperature dependence of
FET characteristics. f30j A good explanation of these effects may be
found in reference 30. It should be noted that for a given family of
FETs, some may exhibit a positive temperature coefficient, some a negative
coefficient, and some with no apparent change in characteristics with
temperature. The temperature coefficient is also bias dependent. How-
ever, all of the FETs used in the experimentation for this paper showed
a negative temperature coefficient. In addition the change in charac-
teristics with temperature appeared to be a lesser problem with the junc-
tion FET than with the junction transistor. For the FETs tested, the
unit variation seemed to be a much greater problem than temperature
dependence. If a biasing scheme as in Figure 4-2 is used, both problems
can be made tolerable.
Note that in all the biasing circuits shown, there is a gate leak
resistor, R . It is mandatory that a direct current path be provided
away from the gate. The gate leak resistor is similar to the grid leak
]
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resistor used in vacuum tube circuits. The necessity for this resistor
was demonstrated by the construction of several circuits without a
gate leak resistor and observing circuit behavior. None operated prop-
erly, exhibiting gate blocking. When the gate was connected to the
source through a 1 Mohm resistor, all of the circuits exhibited proper
behavior. However, when a 15 Mohm resistor was used the gate again
blocked. This property is inherent in present low cost FETs and is
due to relatively high gate leakage current. Higher priced FETs in
general have a lower value of gate leakage current, allowing larger
gate leak resistors to be used. Union Carbide even recommends that
due to the low leakage current of their FETs (and high input resist-
ance) the leads should be shorted together until insertion into a circuit
just as is done with the MOSFET.
One other circuit is worth mentioning concerning biasing. It is
a form of cascode circuit and is shown in Figure 4-3. The uppermost
FET acts as a non linear load for the lower FET. There is no addi-
tional load resistor. The difficulty in biasing this circuit is caused
by the mismatched characteristics of the two FETs. The two used in the
experimental setup in Figure 4-3 were matched for Idss on the curve
tracer. The static characteristics appeared almost identical. But the
circuit as first constructed without bias resistors would not operate.
The basic problem is shown in Figure 4-4. Both devices must be operating
in the pinch off region. In this region, the characteristic curves are
almost horizontal. A small mismatch of FETs will cause one or the other
to operate out of the pinch off region. The only way this circuit
could be properly adjusted was by using decade resistor boxes. Then 5%
resistors were measured until exact values were obtained for circuit
21
Figure k-2. "Floaifeng Q" bias.
E-100
Figure 4-J. FET usea as a non-linear load,
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use. The circuit has inherent temperature stability since both the
amplifying and load FETs are affected in the same manner by a temperature
change. The biasing is a little tricky but the reward is reasonable,
temperature stability and a voltage gain of 120 (at 2 KHz).
V '
L3 "DS
i^rain to source voltage
xoaa F2T
Figure 4-4. Graphical representation of ?Z? used as a load.
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5. Small Signal Representation
The FET low frequency lumped element small signal representation
is similar to the triode vacuum tube. In the simplest form, Figure
5-l(a) shows the common source representation. It must be remembered
that both g and r, are sensitive functions of the bias. Figure
°m ds b
5
-1(b) shows a second representation with leakage, capacitive, and
bulk resistive elements added. I 20J This representation is a good
physical diagram but not too useful for circuit design unless certain
simplifications are made, r,, and r , are the drain to bulk and sourcer db sb
to bulk resistances respectively and are negligible at low frequencies.
Also, the input resistive elements, r, and r may be neglected at
low frequencies since they represent the resistance of a reverse biased
diode. A capacitive element has been added, C ., , since measurementsr
' ds
'
have shown it to be present. The circuit representation is now shown
in Figure 5-2. This representation is simple, easy to use, and fairly
accurately reflects the behavior of a junction FET. As frequency is
increased, a real part of the input impedance becomes measurable. It
is obvious from Figure 5-2 that in the common source configuration, an
FET amplifier has the Miller effect present due to C, .
The common "black box" representation of the junction FET is with
Y-parameters . Equations 5-1 give the general Y-parameters and














sg «_. gmvgs d) as 'ds
-OS
Figure 5~2. Simplified small signal representation for design use,
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circuit representation of an FET. Equations 5-2 give the correspond-
ence between the Y-parameters and the physical lumped elements
corresponding to Figure 5-2. Note that y and y f have negativeITS X S
!jk *jM (Ci$+C**i) <#i * 3"» 'J03 ^5
y»
a
-ju c<>3 fa s 3<u +jt» (<%+ Qs)
s-z
imaginary parts although they are both capacitive in nature. This is
due to the sign convention chosen for the currents and voltages in the
mode 1
.
Sevin points out that at high frequency, second order effects give
additive terms to those already present in Equations 5-2. [20J This
may be true, but specific knowledge of these effects does not greatly
aid circuit design. It should be sufficient just to understand that
such effects are present. What is important is a knowledge of how to
measure and use the Y-parameters which is covered in Section 6.
*i: ra
v
a 3(T) Wgs (T) OS CB




As shown in Section 5, Y-parameters are used to characterize the
FET. Therefore, the measurement of these parameters is of interest.
Three measuring equipments were available. The Wayne - Kerr bridge,
B-601 (15KHz to 5MHz) and the Boonton RX meter (500 KHz to 250 MHz)
were used while the General Radio Transfer Function and Immitance
bridge (25MHz to 1500 MHz) was not used. The easiest of these to oper-
ate is the Boonton RX meter since it is complete with signal and meter-
ing circuits. However, test jigs must be used with it. Hewlett-Packard
has manufactured a special set of jigs, HP 13510A., to enable the RX
meter to measure parameters of transistors and FETs. The RX meter used
had a potentiometer installed so that the internal signal level could
be reduced. By reducing the signal, the transistor would not saturate.
However, the meter was too insensitive after signal reduction so that
a balance could not be obtained below 5MHz . Above 5MHz, the RX meter
with the HP-13510A test jigs appeared to give satisfactory results.
The bias voltage terminals are labeled EBC in accordance with standard
transistor notation. For FET usage, E corresponds to source, B to gate,
and C to drain. The test jigs have built in chokes which are purported
to be effective over the RX meter's frequency range.
Measurements below 5MHz were made with the Wayne - Kerr B-601
bridge. This bridge requires an external signal generator and detector
as well as test jigs. The HP-13510A test jigs were mated to the B-601
without success. It was not concluded that they couldn't be used with
the B-601. But the B-601 and HP-13510A jigs made a cumbersome combina-
tion since the jigs were constructed for another meter. The R-390
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receiver, which is good down to 500 KHz, was used as the detector.
If measurements are desired below 500 KHz, the SRO-500 may be used
as the detector. The URM-25D was used as the signal generator.
Specially constructed test jigs were utilized. Lead length was kept
to a minimum by arranging the test circuit components as close together
as possible. Wide, thick shorting straps were constructed for use with
the bridge when two terminals were common. The basic circuit diagrams
were suggested by Dr. W. M. Bauer and are shown as used in Figures
6-l(a-d) . The HP-721 power supply was used for all circuits. Induc-
tors shown are RF chokes which are resonant at or just above the fre-
quency of interest. For 5MHz measurements, which were made, the Miller
molded RF choke 9350-18, resonant at 5.1 MHz, was used. The variable
resistors in Figures 6-l(a) and 6-l(b) are bias resistors selected for
the desired bias point. The dotted resistor in Figure 6-l(c) is for
a different purpose. It is necessary due to the failure of the HP-721
to accept current flow in the reverse direction. V. n is necessarily
much larger than V _ . Since the gate junction is a back biased diode,
GG
direct current must pass in the reverse direction through V , which
it will not do for a HP-721. Therefore, by adding the paralleling
resistor, both HP-721s can be made to pass current in the forward
direction, and obtain the desired bias. In all cases, the bridge must
be balanced first with the biasing network connected less the FET.
Then the FET is inserted and a final balance is made using the main
dials which read parallel resistance and capacitance. From these
values, the Y -parameters may be computed.
An explanation and example of a typical set of measurements seems














Figure 6-1. Circuits for the measurement of Y-narametera. (a W. ,is




sufficient to satisfy the solution of the indefinite matrix. [30J The
FET indefinite matrix is given in Table 6-1. Theory states that the
y is' y id yrd y^rs
yfd y ig' yod yrg
yfs y £g y > yog os
Table 6-1. FET indefinite matrix
sum of any row or column equals zero. Therefore, if any four Y-para-
meters are known, all the Y-parameters may be found. In the case in
point, y.
, y , y , and y f are available. To obtain a completeIS Ob I O £}
set of common source Y-parameters, y f must be found. From Table 6-1,
y f =
- y f - y . Obviously the arithmetic sign is important. y f is
defined as a negative quantity. Table 6-2 gives the measured values
before and after conversion to Y-parameters of a TIXM12 FET at 5MHz,
with V^- = -10 volts and V__ = + .5 volts. The TIXM12 is a relatively
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high frequency FET, particularly for the price. Therefore the manu-
facturer has made available on the device specification sheet the
30
Y-parameters as a function of frequency for a typical TIXM12. It is
noted that the parameters that are frequency dependent such as I (y. )
are all linear functions of frequency to more than 400 MHz. (31J This
suggests that once Y-parameter measurements are made on a particular
FET with given bias conditions, the Y-parameters at another frequency
can simply be extrapolated.
B. Low Frequency
Necessary parameters for low frequency applications such as audio
frequency circuits are L.., g , r , , and V . Circuits for the measure-I/jj HI CL p
ment of the first three of these quantities are given on the last page
of the TI specification sheet for the 2N2497 FET. [26l The measure-





A circuit for the measurement of I
n ~ q
is given in Figure 6-2.
L___ is measured by setting V =0. Other values of I_ may be fo
L)SS gs D
by varying V .
Figure 6-3 shows a circuit for the measurement of 1/r, or yd 'os
for various values of V_,_ and V^^,. ly = 1/r, = i„/v„ I v 1 =GS DS I osj d 2 2 | 1
In this circuit, v„ = 1 volt. v.. is approximately equal to zero.
A. C. equivalent circuit is shown in Figure 6-4. With v = 1 volt,
1/r, = i_ = v /100 = 10 v„ X 10~ 3 = 1/r,. v should be in the milli-
d 2 r R d r
volt range. Therefore 10 v^ with v^ in millivolts is equal to 1/r^
in micromhos.
The precise measurement of V is considered a difficult measure
-
P
ment. Fortunately, the precise value of V is not needed for most cir-
cuit design. A simple circuit for measuring the approximate value of
31
LiL)

















Figure 6-3. Circuit for the measurement of y (1/r ).
100 C< ra r
KHz
Figure 6-4. AC equivalent circuit of Figure 6-5.
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V is shown in Figure 6-5. The value of the capacitance is not too
important. The only mandatory requirement is that V__ is greater than
the expected value of V . 10 volts is usually satisfactory. The
capacitor charges through the FET until the voltage across the capaci-
tor equals V . At this time the gate to source voltage equals V and
the FET cuts off. There is a small amount of leakage through the FET
but the difference in the measured value and actual value of V should
P





Figure 5-5. Circuit for the ceaaurertent of V .
C. Curve Tracer Use
The use of the Tektronix 575 curve tracer is straight forward for
an FET. For example, for a P-channel FET, position the spot in the
upper right hand corner of the display. The polarity switch in the
collector sweep section should be on "PNP". The polarity switch in the
base step section should be on "+" if the normal characteristics are
desired and on "-" if the forward biased gate characteristics are
desired. The step selector should be on volts per division desired.
The FET is inserted into the socket in a position that corresponds to a
regular transistor, i.e., gate for base, drain for collector, and source
for emitter. l^eo may ^e read directly and r, and g may be calculated.
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7. The FET Mixer
The transfer characteristic of an FET that was fabricated by a
diffusion process is reputed to be parabolic or square law. J20J If
this is so, then
Since V and g are device constants for a given temperature, g
p
bmo m
varies linearly with V , with range £• g < g for _ V ^ vJ gs 5 & -" &m — emo gs p
In equation 7-1, let V = V + V cos CO t + V cos (J t. Expanding,
g S (jrO S S O O
the A. C. terms are
+ VsV [cos(cJo+Us)t +C0$((Jo-CJs)tJ 7-4
+ &-C0S2cJ<>t -f ^ CCS (Jit J
Six different frequencies are present at the output, the peak magni-
tudes of which are
T g**» V* T q™*» vo 7-5i*s s 4 Vp -U « * 4 Vp
The difference frequency component will be considered to be the
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and the conversion transconductance, g , is
lid* I _ 3<—V*
3< W ~ 2VP 7 " 7
Thus, the conversion transconductance is directly proportional to the
oscillator voltage. This suggests an excellent factor to control for
AGC. For weak signals the oscillator voltage would be a maximum and
for strong signals, the oscillator voltage could be reduced to a mini-
mum by AGC action.
If the FET is to operate in the pinch off region, the maximum out-
put swing is
fowl- V„ -VP
For signal and oscillator voltages, the maximum signal voltage is
|VJwJ= -£ , OilV3,Ulvp |
C<*wer*i#r> ja-LnOjA: ~ !Vjtf|/IVs| 7 " 10
and for the conditions of Equation 7-9,
^c
s 4( yp " I
J
7-11
The mixer circuit in Figure 7-1 was constructed to test the valid-
ity of the square law assumption. Various FETs were used. The GR-736A
was determined to be the most accurate available wave analyzer. To
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accommodate the frequency range of the GR-736A (0 to 16,500 Hz), scaled
down mixing frequencies were used, 400 and 900 Hz for the signal and
oscillator frequencies respectively. According to Sturley, this
procedure is accurate to within 5% for medium and long wave bands. [23J
The variable resistor in the source circuit is used to adjust the bias,
V , to a suitable value. Signal generators used were URM-127s. TheGb
URM-127 used as the signal source had an output impedance of 78 ohms
while the URM-127 used as the oscillator had an output impedance of
100 ohms. The value of the output impedance of the oscillator is very
important since the gate bias resistor and the oscillator's output
impedance will be in parallel to signal frequency. The signal ampli-
tude should be set with the parallel combination kept in mind as well
as the fact that the signal is measured between gate and source and
not between gate and ground.
Initial measurements gave rather poor results with measured values
ranging from between 15 to 20 db below the lowest expected component
indicating that the mixing operation was in the neighborhood of square
law.
To obtain more information about the mixing circuit operation,
curves of g were plotted. The measuring circuit used for g is shown
°m r ° °m
in Figure 7-2. 12 6j To measure g using the circuit in Figure 7-2,
V is set to the desired value. The FET input signal is set to 50
millivolts and V _ is adjusted for each desired operating point. Since
A = V /V. = V /50 mv = g RT (R_ « R,) ,out in out °m L T, d '
ypfft _ -
,
. , , „
5* s — * -2. Vitft 7-12
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Fig. 7-5. Sn against V^ , 2N5£20.
VGS , volts














> i i i Vi_12 4 5
VGS, volts
Fig. 7-5- g^ against Vgg, 2N4?60,
VGS , volts
Fig. 7-6. gjj, against V~s , 2N4560
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Typical results using the circuit shown in Figure 7-2 are given in
Figures 7-3 to 7-6. The 2N3820, a P-channel FET, the g curve of which
is shown in Figure 7-3, had the most linear transfer characteristic.
Therefore it was selected for a comparison between measured and calcula-
ted square law results. From Equation 7-3, g = 2Irv0 _/V , for squaremo Dob p
law operation, g and L can be easily measured and substitution
should easily determine an accurate value for V . However, if the
P
value for V by this method is used in Equation 7-5, the calculated
and measured results of the mixing operation will not agree. Instead,
V may be found by extending the g curve until it touches the V axis,
p m Go
This value of V_, is equal to V . Results using this value for V in
GS ' p ° p
Equation 7-5 are shown in Table 7-1. Additional harmonics generated are
given in Table 7-2. V was -10 volts for all measurements. The data
in Table 7-2 was taken for I signal! = | oscillator [ = 800 millivolts and
V = 2 volts. It is noted that the largest harmonic is down 30 db from
Go
the difference frequency component without the use of a tuned circuit.
Figures 7-4, 5, and 6, g curves of other devices, deserve some
m
comment. These figures show g curves which are obviously not linear.
With respect to Figures 7-4 and 7-5, measured values were from 30% to
50% lower than calculated values for these devices and other devices with
similar non-linear g curves. Even so, the largest spurious harmonics
generated were about 15 db below the difference frequency component.
Figure 7-6 warrants special attention. It is the transfer char-
acteristic of a 2N4360. If g of this particular device is compared
with g given on the specification sheet, the device would be consid-
°mo ° r
ered low valued but within specifications. (Sj Out of about 25 2N4360s
checked, four exhibited transfer characteristics similar to Figure 7-6.
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All four were low valued as far as g was concerned having g between
°mo ° "mo
3 and 4 millimhos. All had pinch off voltages between 8 and 9 volts.
Even with such a drastic departure from a linear g curve, these devices
did perform mixing action. For the same magnitude of signal and oscil-
lator voltages as given in Table 7-1, the magnitude of the output
difference frequency was about 1/5 of the calculated value and the
largest unwanted harmonics were down about 10 db . It is obvious that
this type device is inferior as a mixer to a normally behaved FET.
It appears that normally behaved devices with lower gain or lower
g and, in turn, lower V , are the best suited for mixer applications.
°m p
rr
This is true for three reasons. First, an FET with lower g seems, in
m
general, to have a more linear transfer characteristic and therefore
generates lower magnitude unwanted frequency components than an FET
with higher g . Second, due to the non-linear transfer characteristic
of the higher g devices and the fact that the measured output always
is lower, than the calculated output, the higher g device would need
a considerably higher g , perhaps twice as high as a more linear
device, to produce the same magnitude of difference frequency component.




allows a larger voltage swing in the mixer output in accordance with
Equation 7-8. Therefore, for a given supply voltage, the conversion
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FREQUENCY, Hz 100 200 1300 600 700 1000 1100
AMPLITUDE, mv | 1.7 i .01 1.3 1.1 . .47 1.6 .08







1.1 .17 1.3 1.6 1.1 ' 1.1
Table 7-2
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8. Design of a 5 MHz Tuned Amplifier
This section covers design equations and techniques used in the
construction of a tuned input, tuned output 5 MHz amplifer. Y-para-
meters obtained from measuring circuits explained in section 6 are used
in the design and analysis. No proof is given for the equations used as
they are readily available in bipolar transistor form in the literature.
[19 , 32J The only change made in the writing of the equations in this
section compared to those in the references is the substitution of "s"
for "e" to indicate common source rather than common emitter. The
specifications of the amplifier to be designed were 5MHz center frequency,
150 KHz bandwidth, and tuned input, tuned output. No specification was
placed on the source or load impedance since this would in most cases
involve a question of a simple turns ratio or tap down.
The FET picked for the amplifier was a 2N4360. The measured
Y-parameters are given in Table 8-1. Since the 2N4360 is a low cost
Parameter Value, mmhos
y is
(.0667+j4.71)xl0~4 4.71xl0~ 4 /9Q°
y
rs
( -jl.05)xl0"4 1.05xl0~4 /-90°
yfs (
4.94-j.l35)xl0" 3 4.94xl0~ 3 /0°
y
os
( .447+jl.35)xl0"4 1.42xl0"4 /71.7°
Table 8-1
FET, it might be expected that it should not have particularly good
high frequency characteristics. This was true with C. = 15pf and
C = 4.3 pf for the particular device selected. Even so, some use'
fulness should be able to be extracted from such a device at 5MHz
.
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The question is, just how useful will the device be under the stated
conditions and what design techniques should be employed?
The first question that must be answered is, at 5MHz is the active
device unconditionally stable or potentially unstable? The inequality
in Equation 8-1 may be used to answer the stability question. If the
„ _
d>iH
_ Ubfel >° =* «**»*'^
Y-parameters from Table 8-1 are substituted into Equation 8-1, the
-3
result is -5.6X10 which indicates that the device, with no loading,
is unstable. The device, in this case, would be referred to as a poten-
tially unstable device since it may be possible that under certain
conditions of loading or neutralization the circuit may be made stable.
Since the device is potentially unstable, one of two stabilizing
techniques must be chosen to force the circuit to amplify rather than
oscillate. The two techniques are mismatch and neutralization. Of the
two techniques, neutralization is less preferable than mismatch.
Neutralization requires a network external to the FET which cancels
the reverse feedback parameter, y . Such a network would make the
circuit more complex. Complete cancellation of y at all frequencies
of interest is not practical since y is a function of frequency.
This would require the neutralization network to also be a function of
frequency. In addition, y is a function of the operating point which
i S
is a function of temperature as in any solid state device. So the tech-
nique of mismatch for stability is certainly desirable over neutraliza-
tion if useful results are produced. Therefore mismatch of the input
and output will be employed.
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Considering the input and output networks, the inequality in
Equation 8-1 may be re -written to include the input and output
equivalent parallel resistances. The tuned circuits are considered at
resonance. The result is given in Equation 8-2.
3- +&*- was) - m^o] ,o^ u-ukin 1-2i/n sta. k t Liu
Since both input and output are tuned, attention must be given to
the stage alignability . Alignability deals with the interaction of
input and output networks. Due to the internal feedback of the FET
,
any change in the output will Effect the input and conversely. A use-
ful design parameter is the alignability factor, k, given in Equation
8-3. For good alignability, k — .2. It is apparent from Equation 8-3
. 1 gg tin |
that the requirements for stability and alignability are somewhat simi-
lar in nature. Both involve a product term in the numerator of value
Iy y
. In both cases, if y =0, say by neutralization, the ampli-is rs i jts
fier would at once be stable and alignable. Nevertheless, mismatch
may again be used to cause k 4.2. If both the input and output tuned
circuits are designed to have similar characteristics,
-3
G = G = 1.11 X 10 mhos will give k = .21, which is considered close
enough to .2. A check of Equation 8-2 to determine if the amplifier
will be stable under these loading conditions gives a value of
-2
1.10 X 10 mhos which indicates that the amplifier will be stable.
As it turns out, the requirement that the amplifier be alignable is a
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much more stringent requirement than that for stability. If the am-
plifier has good alignability, it should have an adequate margin of
stability.
The next question to be answered is, how much gain might be rea-
lized from the design under consideration? As an upper limit for this
answer, the maximum possible gain if the device were unconditionally
stable and were perfectly matched, may be calculated by using




the technique of mismatch. It may be approached using neutralization,
4
however. For the device under consideration, G max = 2.05 X 10 or
P
43.1 db . For a mismatched amplifier, Equation 8-5 applies. The test
FET gives G =44.5 or 16.5 db . So there is approximately a 27 db
loss due to mismatch at the output, which is rather severe. Notice that












across the device, not including the input losses, is 16.5 db
.
The next consideration is the amplifier bandwidth. The overall
desired bandwidth is 150 KHz. If both input and output tuned circuits
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are similar, Equation 8-7 applies. Here, n = 2 and ^f = 1.5 X 10 .




the input lumped circuit values may be determined. Fixed inductors
were used with variable air capacitors for tuning. The circuit tested
is shown in Figure 8-1. A pair of simultaneous equations was neces-
sarily solved for the input coil tap down and the loading resistor,
66 ohms. The solution as shown in Figure 8-1 gave the proper loading
value of 900 ohms (combination of coil losses and signal source
resistance) as seen by the FET and 50 ohms as seen by the URM-25D so
that the built in meter could be used. For an input voltage of .1
volts across 50 ohms, the output was .35 volts. If the gain from the
device input terminals to the output is considered, these values result
in a 17 db gain which corresponds closely to that expected. However,
the gain including the input circuit is actually less than unity due to
the extreme mismatch at the gate. Obviously mismatch is not the answer
to the stability problem and some form of neutralization must be used.
Before mismatch is completely dismissed or the impression is given
that it is useless, a few comments are in order. It may be necessary
to mismatch for noise purposes. A reasonable value for input impedance
to a low noise VHF FET amplifier could be 500 to 1000 ohms. A mismatch
is therefore required. To achieve gain from such a device, the output
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would have to be matched and neutralization would more than likely
be required. The gain would be greatly reduced from the maximum but
15 or 20 db could be expected. If a single tuned circuit is used and
alignability is not a factor, the mismatch need not be so great. Even
so, only a small amount of gain could be expected before unwanted
oscillations commence. Finally, if voltage gain, instead of power gain
is desired, the mismatch techniques might be useful without neutralization.
Neutralization requires that an additional element be placed in the
existing circuit to cancel the effect of C or y and thereby make
rss rs
the input and output circuits independent. Equation 8-3 shows that if
y = 0, k = and the alignability of the amplifier should be perfect.
Also, from Equation 8-5, G = G max if y =0 since m may be equal
P P rs o
to unity. Neutralization was effected by the use of a small trimmer
capacitor. A voltage 180 out of phase was obtained from the opposite
end of the output coil, the power supply tap being located at the coil
midpoint. For a tap at such a position, the value of the trimmer should
be exactly equal to C , or 4.3 pf. It was found that, due to straylob
capacitance already present, the trimmer should have a lower value than
4.3 pf. Accordingly, a trimmer with a range of .4 to 4 pf was used.
The object of the neutralization was to obtain maximum gain while main-
taining a 150 KHz bandwidth. The output loading (coil losses and
simulated load resistor of 30 Kohms) matched the drain resistance,
r, = 22 Kohms. Specified bandwidth was obtained by trial and error by
placing various resistors in series with the source, thereby adding to
the source resistance and changing the input circuit loading. Also a
100 ohm resistor placed in series with the gate helped to eliminate













Fisure 6-1. Kiaaatcheu 5 MKz tuned input - tuned output amplifier.
UHM-25D





Figure £-2. Neutralized 5 MHz tunea input - tuneu output acplifier,
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finally constructed is shown in Figure 8-2. The input and output coils
were shielded and placed at right angles from one another. This
configuration yielded good results with a gain of 31.5 db for the
specified bandwidth of 150 KHz.
It appears from the illustration and from an examination of
Equation 8-1 that neutralization is necessary for an FET in the common
source configuration. Even more expensive devices having smaller feed-
back capacitance will yield a negative value for Equation 8-1 at
relatively low frequencies indicating potential instability. Alter-
natives are common gate or cascode operation which have been described
in the literature. [29, 17j Of course both of these circuits have
compromising drawbacks. The common gate circuit has lower gain than the
common source circuit. The cascode circuit, while having more gain
than the common gate, is more complicated and therefore more expensive.
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9. FET Oscillators
Four oscillators were constructed, two crystal types, a tuned
gate -tuned drain type, and a Wien bridge type. All four oscillators
produced stable oscillations with a minimum of circuit manipulation.
The crystal oscillator shown in Figure 9-1 is the crystal version
of the tuned gate -tuned drain oscillator, with the crystal taking the
place of the tuned gate circuit. The circuit seemed to operate equally
well with or without the biasing elements shown in the dotted box.
Adjusting the drain voltage changed the magnitude of the oscillations
by allowing a larger voltage swing. Crystal frequency was 1140.625 KHz.
Measured frequency using a HP 5245L Electronic Counter was 1140.425 KHz.
Since the oscillations were taken across a tuned circuit, the output
voltage wave appeared to be a very good sine wave with little harmonic
content.
The second crystal oscillator built was the Pierce oscillator
shown in Figure 9-2. The crystal frequency was 5000 KHz with a
measured frequency of 5000.579 KHz. The circuit was first tried with
various capacitor values between the crystal and the drain. The wave-
form was considerably distorted. Next, self bias was attempted between
the source and ground with no success. Finally a decade resistor box,
ARD-41, was used in place of the gate leak resistor to determine its
optimum value. The waveform lost its distortion for resistive values
from between 500 Kohms and 1 Mohm. But when a 510 Kohm fixed resistor
was inserted in place of the decade resistor, the waveform became dis-
torted again. It was determined that the decade resistor box, with its
leads, had a capacitive effect as well as resistive. A 200 pf capacitor













Figure 9-2. Fierce crystal oscillator.
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wave. The 200 pf capacitor developed a small amount of gate bias,
.3 volt, which reduced distortion. One advantage of the Pierce circuit
is that crystal substitution may be made without tuning since there are
no tuned circuits. The only precaution to be taken when a crystal is
substituted is to insure that the new frequency is within the limits
of the choke in the drain circuit.
A diagram of a simple FET Wien bridge oscillator is given in Figure
9-3. The Wien bridge oscillator can not be readily constructed using
"bipolar transistors. Such oscillators purporting to be of the Wien
bridge type barely resemble the Wien bridge design. f36j The frequency
of oscillation of the oscillator in Figure 9-3 is determined by the
two resistive-capacitive combinations in the gate circuit of the first
FET. The frequency is given by f = 1/2<||RC where, in this case, R = 33
Kohms and C = 360 pf, so that f„ = 13.4 KHz. The measured frequency
was 13.0 KHz which is within limits since 10% elements were used. To
change frequency the elements in the gate circuit may be varied. By
increasing R to 10 Mohms and C to .01 microfarads, the frequency was
reduced to 1.72 Hz. The wave appeared to be stable and to be a good
sine wave. The most critical adjustment was the value of Rf . Only a
relatively small range of values may be used. In this example,
40.3 Kohms ^. Rf C 41.3 Kohms gave proper circuit operation. The maxi-
mum output was 5.3 volts peak to peak at 13.0 KHz. The oscillations
were stable for a reduction in supply voltage down to 35 volts. Circuit
values were chosen to give circuit immunity to device substitution.
Five different 2N3819 devices were substituted into the circuit using
all possible combinations. The oscillator functioned properly in all
cases. Before the circuit of Figure 9
-J was decided upon, others were
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tried with smaller self bias and smaller drain load resistors. These
circuits were very sensitive to device substitution requiring in most
cases a readjustment of Rf for oscillation.
There is a final point of interest in the FET Wien bridge oscilla-
tor. In the vacuum tube circuit, it is common to place a tungsten
filament light bulb in the circuit in place of the 12 Kohm resistor
in Figure 9-3. This did not seem to be necessary in the FET version.
Possibly this is due to the temperature effects in the FET which would
give a stabilizing effect to the Aft product. One circuit that was
studied did have a lamp but not the same type as that used in the
vacuum tube circuit. [16J The lamp was a Sylvania 120 MB.
The tuned drain-tuned gate oscillator was the same circuit as that
used for the 5 MHz amplifier already discussed with the neutralization
network omitted. Not much discussion need be said about it since the
inherent instability of the common source configuration has already
been mentioned. The oscillations were about 5 volts rms using the same











Figure 9-5* »&en bridge oscillator
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10. Infinite Impedance Detector
In a non-linear application, the FET may be used as an amplitude
modulation detector. The idea presented in this section is not new.
The infinite impedance detector was originally constructed with a
vacuum tube. [l3J Two advantages of the circuit are no loading of the
previous stage and the ability to detect a highly modulated signal
without distortion. The main drawback of the vacuum tube circuit is
the lack of the proper polarity voltage to provide automatic gain con-
trol (AGC) . Therefore the vacuum tube circuit required an additional
AGC device which added cost and complexity. In a highly competitive
market such as that of broadcast receivers, the diode detector has been
preferred. It will not detect high level modulation without distor-
tion. The blame for this failing must rest upon the fact that the
input impedance to the diode detector is of a different value for modu-
lation frequency components than it is for direct current. [25/ This
factor is almost non-existent in an infinite impedance detector. Also,
the diode detector loads the previous stage, a typical input impedance
being in the neighborhood of 10 to 25 Kohms. The infinite impedance
detector as the name implies, has a theoretical infinite impedance.
Practically, the impedance might be 1 to 10 Mohms and for an FET will
be determined by the gate leak resistor, if used.
A basic FET infinite impedance detector is shown in Figure 10-1.
First consider operation without an input signal. Capacitor C will
fa c
charge through the FET to a value almost but not quite equal to V of
the FET. The FET will then be almost cutoff, differing from cutoff
only due to the slight discharge of C through R , and recharging
through the FET. Now consider an unmodulated RF signal on the gate.
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On the positive half cycle of the signal, the FET will be driven
further into cutoff. Since it was already cutoff, no change occurs.
On the negative half cycle, the FET comes out of cutoff since V is
gs
now less than V . C will charge to a new level equal approximately
to V plus the peak value of the signal. The voltage across C will
charge to a new level equal approximately to V plus the peak value
of the signal. The voltage across C will differ from this value due
se
to the discharging-recharging mentioned above. Thus C^ has charged
DC
to a direct current value proportional to the incoming signal. With
a modulated signal on the gate, C
s
will again charge to the peak of the
signal in the negative half cycle. However the values of C and R° ° J
se se
have been chosen such that for an audio signal, the time constant
R C is small enough to allow V to follow the modulation. Thus
se se se
V will not follow the carrier but will follow the modulation,
se
Figure 10-2 shows a complete FET infinite impedance detector with
additional filtering and AGC circuitry. The detected output from C
has a small carrier frequency ripple which is reduced to a negligible
amount with the 15 Kohm, 100 pf filter. The 510 Kohm, .1 microfarad
filter is for AGC. The .1 microfarad capacitor charges to approxi-
mately the direct current level of V plus the average value of the
carrier. As an example, with a 455 KHz carrier 50% modulated by a
1000 Hz tone, for 3 volts peak, the AGC output was 5.1 volts, V ^2.9
volts. The average value of the carrier 2£ 2.25 volts. Therefore the
AGC should be about 5.1 volts which it was. Thus the AGC voltage varies
from 2.9 volts to 5.1 volts depending on the strength of the incoming
carrier. The limit on the change in the AGC voltage is determined by
V^^ . For V^^ = 15 volts in Figure 10-2, the maximum voltage that C
DD DD se
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can charge to is 15 volts. So if V_ = 2.9 volts, the change in AGC
will be about 12 volts. This equals or betters the diode detector AGC
There is no apparent effect or benefit by biasing the FET. In
addition, there is no steady current drain on V__. giving the detector
high efficiency. Either polarity FET may be used depending on which

















Figure 10-2. Qortplete infinite irtpedance detector,
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11. FET Noise
The purported low noise properties of the junction field effect
transistor have been widely discussed. The paper most often quoted
dealing with FET thermal noise was written by van der Ziel, August,
1962. |_34] Since that time many claims have been made and papers written
on the low noise qualities of the FET. In many cases values given have
little or no significance to the circuit designer unless an exact re-
plica of the circuit in which the values were measured is to be used.
The purpose of this section of this paper is to clarify and consolidate
facts concerning the measurement of noise in FETs and the use of FETs
as low noise stages in circuit design.
In general, the noise factor, F, of a two port network is
expressed as
signal to noise power ratio [—^- 1












signal to noise power ratio
actually at output
The noise present in the ideal system is due to the thermal noise
generated in the source resistance. Thus, an ideal system is not noise
free. But the active device of the system contributes no additional
noise to that already present due to the source resistance. The ther-
mal noise present in a metallic resistor, such as a wire wound resis-
tor, may be expressed as
Lr = 4KTecl K3 11-2
Since the system gain, A = E /E
.




The noise figure, NF, is simply F expressed in db or
The equivalent noise bandwidth, B , is not a simple quantity such
as the frequency difference between half power points. Mathematically,
B may be written as
eq
fl« 11-5
A(f) is the amplification or gain of the system as a function of fre-
quency. A is the system mid-band gain. A(f) is an expression which
may not be known and is difficult to evaluate. A technique for finding
B without actually finding A(f) is as follows: [JL4J the ratio of
2 2
(E /E ,) or (A) is plotted as a function of frequency (frequency
response plot), on linear scales. The area under the curve is measured
and fitted to an equal rectangular area with the same maximum value.
The width of the rectangle in frequency is B . For broadband noise
measurements, B is not. critical and often the 3 db points may be
used. For narrow band measurements (spot noise figure) B must be
accurately determined.
The noise figure of a two port may be found by measuring E and
A and knowing the other quantities in Equation 11-4. However, for
circuit design purposes, knowledge of a device's noise figure by itself
is not very useful. For example, the statement that an FET has a spot
noise figure of 1 db for f = 1 KHz and R = 1 Mohm for a given V and
]_ is useful only if the FET is operated at 1 KHz with a source resist-
ance of 1 Mohm. A more useful noise characterization of a two port
network is by specifying an equivalent noise voltage /ycycle, e , and
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an equivalent noise current / /cycle , i , at the input working into a
noise free device with a gain A. e and i are random in nature and
n n
so in general can have a coefficient of correlation, ^ . This noise
model is shown in Figure 11-1. Using e and i , the noise factor° ° n n
may be expressed as
r- I + 4KTV "£7 + ^^3 + z> e*w 11-6
A plot of noise figure against frequency for a typical FET is shown
in Figure 11-2. e and i as a function of frequency are shown in
Figure 11-3. The characteristics in Figure 11-2 and 11-3 are superior
to similar characteristics for vacuum tubes and transistors if the
proper value of R is chosen. (JLJ That there is an optimum value for
R may be shown by differentiating Equation 11-6 with respect to R
and setting the result equal to zero. This results in
2
When, R = R and assuming unity correlation, the noise factor is
If e and i are eliminated from Equation 11-6 using Equations 11-7




See appendix for deviation of Equation 11-6.
2
There seems to be some difference of opinion as to the value of
7\ If ^ is taken as one, the value for F is larger than actual.

























Figure 11-3 • Variation of equivalent input noise voltage and current
with frequency for a typical F2T.
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Figure 11-5. OptiEUiE generator reaistance/miniirua noise figure.
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which is plotted in Figure 11-4. 1121 Typical curves for NF . andu J mm
R are plotted as a function of frequency in Figure 11-5. [33j Using
either the curves in Figure 11-3 or Figure 11-5 in conjunction with
Figure 11-4, the FET noise figure for a given desired frequency and
source resistance may now be calculated.
But now some practical problems come into view. What are values
to be used for either e and i or NF . and R ? Some manufacturers
n n min opt
give these quantities on specification sheets and some do not. Even if
these quantities are available, characteristics differ within a given
FET family. Of course the answer to these difficulties lies in actual
circuit measurements. Since the FET is inherently a low noise device,
such measurements are difficult. Appendix I gives circuits for
measurement of e and i . All such measuring circuits and leads should
n n °
be well shielded from stray pickup. These measurements are further
complicated by the fact that the measurements are most important at
low frequencies in which region stray pickup is most likely to be
troublesome
.
Another precaution is to use a low noise amplifier after the FET
under test. A transistor (bipolar) amplifier is not recommended as
transistor amplifiers are inherently noisy at low frequencies. Also,
commercial transistor amplifiers often have emitter followers as input
stages to increase the input impedance. This is a particularly bad
feature since the noise generated in an emitter follower stage adds to
the overall amplifier noise. \L8\
It was previously stated that there is an optimum value of source
impedance, R = R . This value is not achieved by simply adding a




R _, If this is done more thermal noise has been added and the system
opt J
has been effectively degraded. The proper technique to be used to
achieve R and thus NF . is by using a transformer. |l8| The trans
-
opt mm J u J
former changes the actual source resistance into R by the square of
opt
the turns ratio. This procedure assumes the transformer adds no noise.
In many cases, the input circuit of the FET will have a gate leak
resistor as well as a source resistance. This will increase the noise
figure. The noise figure of an amplifier with a gate leak resistor
may be found by substituting the parallel combination of the source
resistance and the gate leak resistance for an equivalent source




where NF' is computed using 10 log of Equation 11-6 with
See Appendix III for derivation of Equation 11-10,
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12. Other Applications
A large number of FET applications have been significantly dis-
cussed in the literature, some of which will be briefly touched on in
this section. Audio output amplifiers appear to be at best in the
distant future for FETs in general, much less for low cost epoxy FETs.
The major problem seems to be caused by relatively low breakdown
voltages. £353 A low breakdown voltage limits the available voltage
swing. Therefore, if high power is desired, the current must be in-
creased. This in turn reduces the circuit efficiency. The solution to
this problem is to increase the breakdown voltage so that a larger
voltage swing may be used increasing circuit efficiency. In addition
low breakdown voltage has voided the use of FETs for RF power gen-
eration. [22]
On the other hand, low level audio amplification with FETs is
purported to be superior in many applications. Particular applications
in which this is so are phono preamplifiers and AM radios. [35, 5J
In these systems, low cost epoxy devices are certainly a possibility.
Junction FETs have a very low corner frequency for 1/f or flicker
noise and so from a noise standpoint would be excellent for phono
use. In addition, low harmonic distortion and outstanding overload
performance is reported for a phono circuit with feedback. (35J Concern-
ing AM radios, the FET may be used to advantage as the RF stage, the
mixer, and the detector/AGC device. There appears to be no reason,
except presently cost, why the FET could not be used for the IF stages
and audio driver as well. It also seems possible that a lost cost de-
vice like the TIXM12 could be used for the RF stage of an FM radio,
particularly in the cascode configuration. This has already been
/
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accomplished using higher cost FETs. Two examples of extremely high
quality (and high cost) equipments are the Scott 388 and Heathkit
AR-15 AM/FM stero receivers. Both sets have cascode RF stages in their
FM tuners and use FET mixers. This is a preview of what the future
might bring in FET design.
FETs may be used for digital as well as analog applications.
However, the large bulk of digital circuitry seems to be monopolized
by integrated circuits. Two digital applications in which the FET is
apparently superior in some respects to conventional transistors and
present integrated circuitry are the chopper and the Schmitt trigger.
As a low level chopper, the FET has several inherent advantages over the
bipolar transistor. [4 J The FET chopper has lower noise, less warm up
drift, and less long term drift than the transistor chopper. For highly
stable choppers, a temperature controlled oven is required for the con-
ventional transistor and may not be for the FET circuit. The lone dis-
advantage the FET chopper has is caused by junction capacitance and
appears as a spike which will offset the DC voltage level at the drain.
[6J The FET Schmitt trigger has the inherent high input impedance of
the FET and a cleaner output waveform than does the bipolar transistor.
\J\ Since the Schmitt trigger circuit consists of two active devices,
the output device may be a bipolar transistor. However, two FETs may
be used with good results.
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13. Conclusions
The junction FET appears to have become a permanent fixture in
the electronics field. Presently the better FETs are still somewhat
more expensive than bipolar transistors. But the FET has some inher-
ent advantages over the bipolar transistor which offset the price for
some applications. Some of these advantageous properties are high
input impedance, low noise, square law transfer characteristic, and
low temperature drift. On the other hand, one glaring disadvantage
is low breakdown voltage. This difficulty renders impractical the de-
sign of power amplifiers with the FET.
The low cost epoxy FETs used for the experimental portion of this
paper have additional disadvantages which might be expected. In gen-
eral the low cost devices have relatively high internal capacitances
and a y f value that is frequency dependent. Both of these features
limit the use of the low cost epoxy devices at higher frequencies.
However, both the feedback and input capacitances may be considerably
reduced by reverse biasing the gate toward cutoff. For higher frequen-
cy operation, of the devices tested, the TIXM12 was found the most
suitable. The low cost devices have higher gate leakage current, I-,,,,
Gbb)
than higher cost FETs. This is particularly so for the TIXM12 since
it is a germanium device.
The FET in general has been labeled as having a square law trans-
fer characteristic. When using the low cost devices, care must be taken
in the selection of an actual square law device. The 2N4360 was
found to be unsuitable for square law or mixing use. However, both the
2N3819 and the TIXM12 were very close to square law and are consider-
ed suitable for mixing applications.
/
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The FET was shown to have high gain in a neutralized tuned 5 MHz
amplifier. These results may be considered to be a scaled down high
frequency application. Since the neutralized solid state amplifier stage
is not the most desirable type, the cascode circuit has emerged as a very
useful FET high frequency amplifier. The best suited low cost FET for
such use would be the TIXM12.
As an oscillator, the low cost device is in its element. The
relatively high reverse transfer capacitance in this case is an asset.
Since the FET has a high input impedance, a simple, conventional Wien
bridge oscillator may be constructed for audio oscillations.
The FET is reputed to be a low noise device. From the specifi-
cations of the five devices tested, it is not clear if the low cost
FET is a low noise device or not. Only two of the five had any mention
of low noise properties, the 2N4360 and the TIXM12. However none of the
specifications contained useful information for low noise design.
Noise measurements were not made but are considered very important and
presently somewhat ambiguous in the literature. Noise theory and
measurements on FETs is considered an excellent topic for a separate
thesis.
The FET is making its place in modern electronics. The low cost
devices used in this paper afford the engineer and experimenter an
excellent opportunity to gain insight into FETs. A new circuit design
which does not consider the FET risks immediate obsolescence.
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CIRCUITS FOR THE MEASUREMENT OF FET NOISE [l]
A. Test procedure for the measurement of e .
1. Set signal generator for 100 mv. Then e. = 10 zav.
2. Set total gain to 1000. Then VTVM reads 10 mv.
3. Short 100 ohm resistor. VTVM now indicates 1 mv for every mv
of FET noise. /
IK
600 '"M ice 100
AMPLIFIER VTVto
Figure 1-1. e test circuit,
n
B. Test procedure for the measurement of i .
n
1. Set signal generator for 10 mv with SI in position 1.
2. Set total gain to 10. Then VTVM reads 100 mv.
-12











DERIVATION OF NOISE FIGURE AS A FUNCTION OF e AND i fl 2l





NF - 10 lo




Z. to the noiseless network is assumed infinite. If e and i are
in n n
fully correlated,
C s S[^t*+( e^i'^J J (4)
and if e and I are completely uncorrelated
,
n n r J
(5)
If e and i are correlated to a degree other than zero or one,
n n
(6)
Using (3) and (6)
,




DERIVATION OF NOISE FIGURE OF AMPLIFIER WITH GATE LEAK RESISTOR 3








?i -ure III-l . Noise : odel .vith gate leak resistor.
F -
/*©
£<-.. - e, t— mi*. e "3*- idkn3*R3
Combining (2) and (3),
E»l-- c fR hi/Yli* 3 % +%<











Figure III-2. Simplified noise irodel with ^ate leak resistor.
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which may be written
r.Mpy
(8)






Figure HI-*. Equivalent circuit for amplifier with gate leak resistor.
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